



(19) Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 911 640 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
28.04.1999 Bulletin 1999/17

(51) Int. Cl.⁶: G01R 29/027

(21) Application number: 98119868.2

(22) Date of filing: 20.10.1998

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 24.10.1997 JP 292818/97

(71) Applicant: NEC CORPORATION
Tokyo (JP)

(72) Inventor:
Nakamura, Kazuya
NEC IC Microcomputer Systems, Ltd
Kawasaki-shi, Kanagawa (JP)

(74) Representative:
Glawe, Delfs, Moll & Partner
Patentanwälte
Postfach 26 01 62
80058 München (DE)

(54) Oscillatory circuit having built-in test circuit

(57) A C-R oscillator (11) generates a clock signal (CLK2) at a predetermined frequency determined by a capacitor (11f) and a resistor (12a), and a test circuit (12) is connected between the C-R oscillator (11) and a pair of signal terminals (14a/ 14b) for outputting the clock signal; when external control signals (CTL10 / CTL11/ CTL12) are supplied to the test circuit (12), the test circuit (12) isolates the pair of signal terminals (14a/ 14b) from the C-R oscillator, and checks the clock signal (CLK2) to see whether or not the duty factor of the clock signal falls within a target range so that an external testing apparatus easily diagnoses the C-R oscillator for not only the generation of the clock signal but also the duty factor.




Fig. 3

EP 0 911 640 A2

Description**FIELD OF THE INVENTION**

[0001] This invention relates to an oscillatory circuit and, more particularly, to an oscillatory circuit having a built-in test circuit.

DESCRIPTION OF THE RELATED ART

[0002] A typical example of the C-R oscillator is illustrated in figure 1 of the drawings. The prior art C-R oscillator 1 is connected to an LSI (Large Scale Integration) tester, and the LSI tester is expected to diagnose the prior art C-R oscillator 1 whether to be defective or non-defective. The LSI tester has a relay unit 2 and a resistor 3 connected in series between an input node 4 and an output node 5. A control signal CTL1 is supplied to the relay unit 2, and changes the relay unit 2 between closed state and open state depending upon the potential level of the control signal CTL1. The relay unit 2 shown in figure 1 is in the closed state, and the prior art C-R oscillator 1 is oscillating.

[0003] The prior art C-R oscillator 1 largely comprises two inverters 1a/1b, a driver 1c for the inverter 1a, a Schmitt trigger circuit 1d, a delay circuit 1e and a capacitor 1f. While the relay unit 2 is staying in the closed state, the capacitor 1f and the resistor 3 form in combination a C-R circuit, and the C-R circuit determines the oscillation frequency of a clock signal CLK1. The inverters 1a/1b supply the clock signal CLK1 at the oscillation frequency to the LSI tester.

[0004] The inverter 1a is a series combination of a p-channel enhancement type field effect transistor Qp1 and an n-channel enhancement type field effect transistor Qn1, and the series combination is connected between a positive power supply line VDD and a ground line GND. The common drain node N1 is connected to the input node 4, and the driver 1c causes the p-channel enhancement type field effect transistor Qp1 and the n-channel enhancement type field effect transistor Qn1 to alternately connect the positive power supply line VDD and the ground line GND through the common drain node N1 to the input node 4.

[0005] The inverter 1b is also a series combination of a p-channel enhancement type field effect transistor Qp2 and an n-channel enhancement type field effect transistor Qn2 connected between the positive power supply line VDD and the ground line GND. The common drain node N2 is connected to the output node 5, and the Schmitt trigger circuit 1d causes the n-channel enhancement type field effect transistor Qn2 and the p-channel enhancement type field effect transistor Qp2 to alternately connect the positive power voltage line VDD and the ground line GND through the common drain node N2 to the output node 5.

[0006] The Schmitt trigger circuit 1d has an input node connected to the input node 4 and an output node con-

nected to the driver 1c, and produces a pulse signal PLS1 from the clock signal CLK1. The Schmitt trigger circuit 1d supplies the pulse signal PLS1 to the driver 1c. The delay circuit 1e has inverters 1g/1h/1j connected in series. The output node 4 is connected to the input node of the inverter 1g, and the output node of the inverter 1j is connected to the driver 1c. The delay circuit 1e produces a delay signal DLY1 from the clock signal CLK1, and supplies it to the driver 1c.

[0007] An OR gate 1k and an AND gate 1m form in combination the driver 1c. The pulse signal PLS1 is supplied to an input node of the OR gate 1k and an input node of the AND gate 1m, and the delay signal DLY1 is supplied to the other input node of the OR gate 1k and the other input node of the AND gate 1m. The output node of the OR gate 1k is connected to the gate electrode of the p-channel enhancement type field effect transistor Qp1, and the output node of the AND gate 1m is connected to the gate electrode of the n-channel enhancement type field effect transistor Qn1.

[0008] The clock signal CLK1 is supplied from the output node 5 to a comparator (not shown) forming a part of the LSI tester. The clock signal CLK1 is periodically sampled at timing T1, T2, T3, T4, T5, T6, T7, T8 (see figure 2), and the potential level at each sampling timing is compared with a positive high level and a ground level in the LSI tester to see whether or not the clock signal CLK1 appropriately has the high level and the low level.

[0009] Assuming now that the prior art oscillator 1 is designed to achieve the duty factor of 0.5, the LSI tester checks the potential levels at the sampling timings T1 to T8 to see whether or not the prior art C-R oscillator changes the potential level of the clock signal CLK1 from the high level to the low level or vice versa at any one of the sampling timings T1 to T8. When the clock signal CLK1 has a waveform indicated by plots C1 or C2, the duty factor is about 0.5, and the clock signal CLK1 is normal. The diagnosis is correct. If the clock signal CLK1 has a waveform indicated by plots C3 or C4, the duty factor is much smaller in value or much larger in value than 0.5, and the LSI tester has to diagnose the clock signal CLK1 to be abnormal. However, the potential level indicated by plots C3 is changed from the low level at the sampling timing T1 to the high level at the sampling timing T2, and the potential level indicated by plots C4 is changed from the high level at the sampling timing T3 to the low level at the sampling timing T4. For this reason, the LSI tester mistakenly diagnoses the clock signal CLK1 to be normal. In other words, the output signal CLK1 merely allows the LSI tester to determine whether or not the prior art C-R oscillator 1 oscillates. If the manufacturer remodels the LSI tester to check the clock signal CLK1 whether or not the prior art C-R oscillator regulates the duty factor to a target value, large amount of time and labor is consumed for the remodeling work, and is causative of increase the diagnostic cost of the prior art C-R oscillator.

tor. Thus, there is a trade-off between the reliability of the prior art C-R oscillator and the diagnostic cost thereof.

SUMMARY OF THE INVENTION

[0010] It is therefore an important object of the present invention to provide an oscillator, which internally checks an oscillation signal to see whether the duty factor falls within a target range.

[0011] In accordance with one aspect of the present invention, there is provided an oscillatory circuit for generating an oscillation signal at a predetermined frequency comprising an oscillator for supplying the oscillation signal at a first signal terminal of a signal port, and a test circuit connected between the oscillator and the signal port, and checking the oscillation signal to see whether a duty factor thereof falls within a target range.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] The features and advantages of the oscillator will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which:

Fig. 1 is a block diagram showing the circuit configuration of the prior art C-R oscillator;

Fig. 2 is a graph showing the waveforms of the clock signal output from the prior art C-R oscillator;

Fig. 3 is a block diagram showing the circuit configuration of an oscillatory circuit according to the present invention;

Fig. 4 is a block diagram showing the circuit configuration of a test circuit incorporated in the oscillatory circuit;

Fig. 5 is a graph showing the waveforms of essential signals when a clock signal has an appropriate pulse width;

Fig. 6 is a graph showing the waveforms of the essential signals when the clock signal has a pulse with shorter than the appropriate pulse width; and

Fig. 7 is a graph showing the waveforms of the essential signals when the clock signal has a pulse with longer than the appropriate pulse width.

DESCRIPTION OF THE PREFERRED EMBODIMENT

[0013] Referring to figure 3 of the drawings, an oscillatory circuit embodying the present invention is fabricated on a semiconductor chip SC, and largely comprises a C-R oscillator 11 and an internal test circuit 12. The C-R oscillator 11 generates a clock signal CLK2, and the internal test circuit 12 checks the clock signal CLK2 to see whether or not the pulse width falls within a target range.

[0014] The C-R oscillator 11 comprises two inverters

11a/11b, a driver 11c for the inverter 11a, a Schmitt trigger circuit 11d, a delay circuit 11e and a capacitor 11f. A resistor 12a is incorporated in the internal test circuit 12, and forms a C-R circuit together with the capacitor 11f. The C-R circuit determines an oscillation frequency of the clock signal CLK2.

[0015] The inverter 11a is a series combination of a p-channel enhancement type field effect transistor Qp11 and an n-channel enhancement type field effect transistor Qn11, and the series combination is connected between a positive power supply line VDD and a ground line GND. The common drain node N11 is connected through a signal line 13a to the Schmitt trigger circuit 11d and the delay circuit 11e. The Schmitt trigger circuit 11d, the delay circuit 11e, the driver 11c, the inverter 11a and the signal line 13a form a loop, and the clock signal CLK2 circulates through the loop. The driver 11c causes the p-channel enhancement type field effect transistor Qp11 and the n-channel enhancement type field effect transistor Qn11 to alternately connect the positive power supply line VDD and the ground line GND to the common drain node N11.

[0016] The inverter 11b is also a series combination of a p-channel enhancement type field effect transistor Qp12 and an n-channel enhancement type field effect transistor Qn12 connected between the positive power supply line VDD and the ground line GND. The Schmitt trigger circuit 11d causes the n-channel enhancement type field effect transistor Qn12 and the p-channel enhancement type field effect transistor Qp12 to alternately connect the positive power voltage line VDD and the ground line GND to the common drain node N2.

[0017] The Schmitt trigger circuit 11d has an input node connected to the signal line 13a and an output node connected to the driver 11c, and produces a pulse signal PLS2 from the clock signal CLK2. The Schmitt trigger circuit 11d supplies the pulse signal PLS2 to the driver 11c and the inverter 11b.

[0018] The delay circuit 11e has inverters 11g/11h/11j connected in series. The signal line 13a is connected to the input node of the inverter 11g, and the output node of the inverter 11j is connected to the driver 11c. The delay circuit 11e produces a delay signal DLY2 from the clock signal CLK2, and supplies it to the driver 11c.

[0019] An OR gate 11k and an AND gate 11m form in combination the driver 11c. The pulse signal PLS2 is supplied to an input node of the OR gate 11k and an input node of the AND gate 11m, and the delay signal DLY1 is supplied to the other input node of the OR gate 11k and the other input node of the AND gate 11m. The output node of the OR gate 11k is connected to the gate electrode of the p-channel enhancement type field effect transistor Qp11, and the output node of the AND gate 11m is connected to the gate electrode of the n-channel enhancement type field effect transistor Qn11.

[0020] Although the clock signal CLK2 is temporarily changed to the pulse signal PLS2 and the delay signal

DLY2, the C-R oscillator 11 circulates the clock signal CLK2 through the loop, and continuously oscillates at the target frequency. The clock signal CLK2 is supplied from the C-R oscillator 11 through the internal test circuit 12 to clock signal terminals 14a/ 14b assigned to the clock signal CLK2.

[0021] The internal test circuit 12 comprises the resistor 12a, an NAND gate 12b, a diagnostic circuit 12c, an inverter 12d and transfer gates 12e/ 12f/ 12g/ 12h, and test signal terminals 14c/ 14d/ 14e/ 14f are assigned to an enable signal CTL10, a gate control signal CTL11, a set signal CTL12 and a diagnostic signal DS. The enable signal CTL10, the gate control signal CTL11 and the set signal CTL12 are supplied from a tester (not shown) to the test signal terminals 14c/ 14d/ 14e, respectively, and the internal test circuit 12 checks the complementary clock signal CLK2 to see whether the C-R oscillator 11 is defective or not. The internal test circuit 12 outputs a diagnostic signal DS representative of the diagnosis to the test signal terminal 14f. Thus, the oscillatory circuit has an internal test mode, and the enable signal CTL10, the gate control signal CTL11 and the set signal CTL12 cause the internal test circuit 12 to enter into the internal test mode.

[0022] The NAND gate 12b has two input nodes, and the common drain node N11 and the test signal terminal 14c are connected to the two input nodes of the NAND gate 12b. The NAND gate 12b is enabled with the enable signal CTL10 of active high level. While the NAND gate 12b is being enabled, the NAND gate 12b produces a complementary clock signal CCLK2 from the clock signal CLK2, and supplies the complementary clock signal CCLK2 to the diagnostic circuit 12c.

[0023] The inverter 12d is connected to the test signal terminal 14d, and produces a complementary gate control signal CCTL11 from the gate control signal CTL11. The transfer gates 12e and 12f are connected between the input node of the Schmitt trigger circuit 11d and the resistor 12a and between the resistor 12a and the common drain node N12, and the complementary gate control signal CCTL11 is supplied from the inverter 12d to the gate electrodes of the transfer gates 12e/ 12f. The other transfer gates 12g/ 12h are connected between the signal terminal 14a and the input node of the Schmitt trigger circuit 11d and between the signal terminal 14b and the common drain node N12, and the gate control signal CTL11 is directly supplied from the test signal terminal 14d to the gate electrodes of the transfer gates 12g/ 12h. For this reason, the transfer gates 12e/ 12f and the transfer gates 12g/ 12h are complementarily changed between on-state and off-state.

[0024] The gate control signal CTL11 is changed to the high level during the internal test mode, and the transfer gates 12g/ 12h turn off. On the other hand, the inverter 12d supplies the complementary gate control signal CCTL11 of the low level to the other transfer gates 12e/ 12f, and causes them to turn on. Thus, the transfer gates 12e/ 12f allow the resistor 12a to form the

5 C-R circuit together with the capacitor 11f during the internal test mode, and makes the C-R oscillator 11 generate the clock signal CLK2 at the predetermined frequency. While the clock signal CLK2 is being examined, the transfer gates 12g/ 12h isolate the C-R oscillator 11 from the signal terminals 14a/ 14b. In other words, even if parasitic capacitance and/or parasitic resistance is coupled to the signal terminals 14a/ 14b, they do not affect the C-R circuit, and the C-R oscillator 11 keeps the clock signal CLK2 at the predetermined frequency.

[0025] On the other hand, when the enable signal CTL10, the gate control signal CTL11 and the set signal CTL12 are in the inactive level, the oscillatory circuit 10 enters into a standard operation mode, and the clock signal CLK2 is taken out from the signal terminals 14a/ 14b. In detail, the C-R oscillator 11 is connected through the transfer gates 12g/ 12h to the signal terminals 14a/ 14b, and the transfer gates 12e/ 12f are turned off. In this situation, the capacitor 11f forms another C-R circuit together with a resistor (not shown) connected between the signal terminals 14a/ 14b, and the C-R oscillator 11 generates the clock signal CLK2 at a frequency determined by the C-R circuit. However, the test circuit 12 stands idle in the standard operating mode.

[0026] Figure 4 illustrates the circuit configuration of the diagnostic circuit 12c. The diagnostic circuit 12c includes two delay circuits 15a/ 15b, AND gates 15c/ 15d, an OR gate 15e and delayed flip-flop circuits 15f/ 15g/ 15h/ 15j. The test signal terminal 14e is connected to the set nodes of the delayed flip-flop circuits 15f/ 15g/ 15h/ 15j, and the positive power voltage line VDD is connected to the input nodes D of the delayed flip-flop circuits 15h/ 15j. The clock nodes C of the delayed flip-flop circuits 15h/ 15j are connected to the output nodes Q* of the delayed flip-flop circuits 15f/ 15g, and the output nodes Q of the delayed flip-flop circuits 15h/ 15j are connected to the input nodes of the AND gate 15d. The output node Q* is an inverted node of the output node Q. The output node of the AND gate 15d is connected to the test signal terminal 14f. When the oscillatory circuit enters into the internal test mode, the set signal CTL12 is changed to the high level, and the delayed flip-flop circuits 15h/ 15j change the output nodes Q to logic "0" level. For this reason, the diagnostic signal DS is initially changed to the low level.

[0027] The output nodes of the NAND gate 12b are connected to the input nodes of the delay circuits 15a/ 15b, an input node of the AND gate 15c and an input node of the OR gate 15e, and the output nodes of the delay circuits 15a/ 15b are respectively connected to the other input node of the AND gate 15c and the other input node of the OR gate 15e. When the oscillatory circuit enters into the internal test mode, the C-R oscillator 11 starts to generate the clock signal CLK2, and the NAND gate 12b supplies the complementary clock signal CCLK2 to the delay circuits 15a/ 15b, the AND gate 15c and the OR gate 15e. The delay circuits 15a/ 15b intro-

duce time delay T_d into the propagation of the complementary clock signal CCLK2, and supply delay signals DLY3/ DLY4 to the other input node of the AND gate 15c and the other input node of the OR gate 15e. The manufacturer takes a pulse width of the clock signal CLK2 under the normal oscillation into account, and determines the time delay T_d to be slightly shorter than the pulse width. Therefore, the complementary clock signal CCLK2 is overlapped with the delay signal DLY3 for a short time period shorter than the pulse width of the clock signal CLK2. The complementary clock signal CCLK2 is ANDed with the delay signal DLY3, and the AND gate 15c changes the output node thereof to logic "1" level for the short time period. On the other hand, the OR gate 15e continuously changes the output node thereof to logic "1" level during a long time period from the pulse rise of the complementary clock signal CCLK2 to the pulse decay of the delay signal DLY4. The long time period is longer than the pulse width of the clock signal CLK2. The delay circuit 15a and the AND gate 15c as a whole constitute a first pulse width comparator 15o, and the first pulse width comparator 15o generates plural pulses when the clock signal CLK2 has a pulse width longer than the lower limit of the target range. On the other hand, the delay circuit 15b and the OR gate 15e form in combination a second pulse width comparator 15p, and the second pulse width comparator 15p generates plural pulses when the clock signal CLK2 has a pulse width shorter than the upper limit of the target range.

[0028] The output node of the AND gate 15c and the output node of the OR gate 15e are respectively connected to the clock nodes C of the delayed flip-flop circuits 15f/ 15g, and the input nodes of the delayed flip-flop circuits 15f/ 15g are connected to the output nodes Q^* thereof. When the set signal CTL12 is changed to the high level, the delayed flip-flop circuits 15f/ 15g change the output nodes Q^* to logic "1" level, and logic "1" level is applied to the input nodes D thereof.

[0029] The delayed flip-flop circuits 15f/ 15h and the delayed flip-flop circuits 15g/ 15j constitute counter circuits 15m/ 15n, and each counter 15m/ 15n changes the output node Q of the delayed flip-flop circuit 15h/ 15j to logic "1" level at the second pulse supplied from the AND gate 15c or the OR gate 15e. If the output nodes Q of the delayed flip-flop circuits 15h/ 15j are concurrently in logic "1" level, the AND gate 15d yields the diagnostic signal DS of the high level, which represents that the duty factor is within the target range. On the other hand, when the diagnostic signal DS is in the low level, the duty factor is either shorter or longer than the target range as will be described hereinafter.

[0030] Assuming now that the C-R oscillator 11 generates the clock signal CLK2 with a duty factor of 0.5 in the internal test mode, the NAND gate 12b changes the complementary clock signal CCLK2 to the high level at time t_1 , time t_5 , time t_9 , ... (see figure 5), and the complementary clock signal CCLK2 falls at time t_3 , time t_7 ,

time t_{11} , ... The delay circuits 15a/ 15b introduce the time delay T_d into the propagation of the complementary clock signal CLK2 therethrough. The delay signals DLY3/ DLY4 rise at time t_2 , time t_6 , time t_{10} , ..., and fall at time t_4 , time t_8 , time t_{12} , ...

[0031] The complementary clock signal CCLK2 is ANDed with the delay signal DLY3, and the AND gate 15c keeps the output signal thereof at the high level between time t_2 and time t_3 and between time t_6 and time t_7 . On the other hand, the OR gate 15e carries out the OR operation on the complementary clock signal CLK2 and the delay signal DLY4, and keeps the output signal thereof at the high level between time t_1 and time t_4 and between time t_5 and time t_8 .

[0032] When the oscillatory circuit enters into the internal test mode, the set signal CTL12 is changed to the high level, and the delayed flip-flop circuits 15f/ 15g and the delayed flip-flop circuits 15h/ 15j change the output nodes Q^* to the high level and the output nodes Q to the low level, respectively. In these circumstances, although the output signal of the OR gate 15e causes the delayed flip-flop circuit 15g to change the output node Q^* to the low level at time t_1 , the delayed flip flop circuit 15j keeps the output signal Q in the low level. Similarly, the output signal of the AND gate 15c rises at time t_2 , and causes the delayed flip-flop circuit 15f to change the output node Q^* to the low level. However, the delayed flip flop circuit 15h keeps the output node Q in the low level.

[0033] The AND gate 15c and the OR gate 15e change the output signals to the low level at time t_3 and time t_4 , respectively, and keeps the delayed flip-flop circuits 15f/ 15g/ 15h/ 15j in the previous status.

[0034] The output signal of the OR gate 15e rises at time t_5 , again, and causes the delayed flip-flop circuit 15g to change the output node Q^* to the high level. The high level is supplied from the output node Q^* of the delayed flip-flop circuit 15g to the clock node C of the delayed flip-flop circuit 15j. Then, the delayed flip-flop circuit 15j latches the high level at the input node D, and changes the output node Q to the high level.

[0035] The output signal of the AND gate 15c rises at time t_6 , again, and causes the delayed flip-flop circuit 15f to change the output node Q^* to the high level. The high level is supplied from the output node Q^* of the delayed flip-flop circuit 15f to the clock node C of the delayed flip-flop circuit 15h. The delayed flip-flop circuit 15h latches the high level at the input node D, and changes the output node Q to the high level.

[0036] Thus, both input nodes of the AND gate 15d are in the high level at time t_6 , and the AND gate 15d yields the diagnostic signal DS to the high level representative of that the duty factor falls within the target range.

[0037] If the clock signal CLK2 has a duty factor much shorter than the target range, the diagnostic circuit 12c keeps the diagnostic signal DS in the low level as shown in figure 6. The complementary clock signal CCLK2 is

changed to the high level at time t11, time t15, time t19, ..., and falls at time t12, time t16, time t20, ... The pulse width is shorter than the time delay T_d , and the complementary clock signal CCLK2 is never overlapped with the delay signal DLY3. The AND gate 15c keeps the output signal thereof in the low level, and, accordingly, the delayed flip-flop circuit 15h never changes the output signal thereof to the high level. On the other hand, the OR gate 15e changes the output signal thereof to the high level at the leading edge of the complementary clock signal CCLK2 and the leading edge of the delay signal DLY3. Therefore, the delayed flip-flop circuit 15g changes the output node Q^* to the low level at time t11 and to the high level at time t13. The high level is supplied from the output node Q^* of the delayed flip-flop circuit 15g to the clock node C of the delayed flip-flop circuit 15j, and the delayed flip-flop circuit 15j changes the output node Q to the high level at time t13. The output node Q of the delayed flip-flop circuit 15h does not allow the AND gate 15d to yield the high level. For this reason, the diagnostic signal DS is maintained in the low level representative of that the duty factor is out of the target range.

[0038] If the clock signal CLK2 has a duty factor longer than the target range, the diagnostic circuit 12c produces the diagnostic signal DS of the low level as shown in figure 7. The complementary clock signal CCLK2 is changed to the high level at time t21, time t24, time t28, time t32, ..., and is changed to the low level at time t23, time t27, time t31, The pulse width of the complementary clock signal CCLK2 is so long that one of or both of the delayed signal DLY4 and the complementary clock signal CCLK2 are in the high level during the internal test mode. For this reason, the OR gate 15e keeps the output signal at the high level from time t21, and the delayed flip-flop circuit 15j does not change the output node Q to the high level. On the other hand, the AND gate 15c produces a relatively long pulse at time t22 and a relatively short pulse at time t24. For this reason, the delayed flip-flop circuit 15g changes the output node Q^* to the low level at time t22 and to the high level at time t24. The delayed flip-flop circuit 15j latches the high level at the input node D at time t24, and changes the output node Q to the high level at time t24. However, the delayed flip-flop circuit 15h does not allow the AND gate 15d to change the diagnostic signal DS to the high level, and the AND gate 15d keeps the diagnostic signal DS in the low level representative of that the duty factor is out of the target range.

[0039] When the manufacturer changes the time delay T_d , the target range is also changed, and the internal test circuit 12 checks the clock signal CLK2 to see whether or not the duty factor falls within the target range. As will be appreciated from the foregoing description, the internal test circuit 12 diagnoses the C-R oscillator 11 for the duty factor, and reports the diagnosis to the tester. Thus, the oscillatory circuit according to the present invention enhances the reliability of the

product without remodeling of the testing apparatus.

[0040] Although particular embodiments of the present invention have been shown and described, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the present invention.

[0041] The oscillatory circuit is not limited to the C-R oscillator. The test circuit according to the present invention may be combined with any kind of oscillation circuit.

[0042] The delay circuits 15a/ 15b may be a kind of variable delay circuit.

[0043] The counter 15m/ 15n is not limited to mod-2 counter. The counter 15m/ 15n may have a modulus greater than 2.

[0044] The AND gate 15d may be replaced with another logic gate such as a NAND gate or a NOR gate. In this instance, logic gate is selectively connected to the output nodes Q and Q^* of the delayed flip-flop circuits 15h/ 15j.

Claims

25 1. An oscillatory circuit for generating an oscillation signal (CLK2) at a predetermined frequency comprising an oscillator (11) for supplying said oscillation signal at a first signal terminal (14a/ 14b) of a signal port, characterized by further comprising

30 35 a test circuit (12) connected between said oscillator (11) and said signal port (14a/ 14b/ 14c/ 14d/ 14e), and checking said oscillation signal to see whether a duty factor thereof falls within a target range.

40 45 2. The oscillatory circuit as set forth in claim 1, in which said test circuit is activated in a test mode, and said oscillator and said test circuit respectively include a capacitor (11f) and a resistor (12a) for determining said predetermined frequency.

50 55 3. The oscillatory circuit as set forth in claim 2, in which said test circuit further includes a first transfer gate means (12g/ 12h) connected between said oscillator (11) and said first signal terminal (14a/ 14b), a second transfer gate means (12e/ 12f) connected between said oscillator and said resistor (12a) and a diagnostic circuit (12c) connected to said oscillator (11) so as to diagnose said oscillation signal (CLK2) whether said duty factor falls within said target range, and the first transfer gate means (12g/ 12h) and the second transfer gate means (12e/ 12f) are respectively changed to off-state and on-state in said test mode.

55 60 4. The oscillatory circuit as set forth in claim 3, in which said diagnostic circuit includes

a first pulse width comparator (15o) connected to said oscillator (11) and comparing a pulse width of said oscillation signal (CLK2) with a lower limit of a certain range so as to generate a plurality of first pulses when said pulse width is equal to or greater than said lower limit. 5

a second pulse width comparator (15p) connected to said oscillator (11) and comparing said pulse width with an upper limit of said certain range so as to generate a plurality of second pulses when said pulse width is equal to or less than said upper limit. 10

a first counter (15m) connected to said first pulse width comparator (15o) and generating a first detecting signal when said first pulse width comparator (15o) generates said plurality of first pulses. 15

a second counter (15n) connected to said second pulse width comparator (15p) and generating a second detecting signal when said second pulse width comparator (15p) generates said plurality of second pulses, and 20

a logic gate (15d) connected to said first counter (15m) and said second counter (15n) and producing a diagnostic signal (DS) representative of that said pulse width falls within said target range when said first detecting signal and said second detecting signal are supplied thereto. 25

5. The oscillatory circuit as set forth in claim 4, in which said first pulse width comparator (15o) includes 30

a delay circuit (15a) connected to said oscillator (11) and introducing a time delay into propagation of said clock signal (CLK2) so as to produce a delay signal (DLY3), and 40

an AND gate (15c) connected to said oscillator (11) and said delay circuit (15a) and producing said plurality of first pulses when a part of said clock signal (CLK2) and a part of said delay signal (DLY3) are concurrently maintained in logic "1" level. 45

6. The oscillatory circuit as set forth in claim 4, in which said second pulse width comparator (15p) includes 50

a delay circuit (15b) connected to said oscillator (11) and introducing a time delay into propagation of said clock signal (CLK2) so as to produce a delay signal (DLY4), and 55

an OR gate (15e) connected to said oscillator

(11) and said delay circuit (15b) and producing said plurality of second pulses when a part of said clock signal (CLK2) and a part of said delay signal (DLY4) are concurrently maintained in logic "0" level. 5

7. The oscillatory circuit as set forth in claim 5, in which said first counter (15m) includes

a first delayed flip flop circuit (15f) having a clock node (C) connected to the output node of said AND gate (15c), an inverted output node (Q*), a non-inverted output node (Q), a set node supplied with a set signal (CTL12) for changing said inverted output node (Q) to logic "1" level and an input node (D) connected to said inverted output node, and 10

a second delayed flip flop circuit (15h) having a clock node (C) connected to said inverted output node (Q) of said first delayed flip flop circuit (15f), an input node (D) connected to a source (VDD) of logic "1" level, a non-inverted output node (Q) connected to said logic gate (15d) and a set node supplied with said set signal (CTL12) for changing said non-inverted output node to logic "0" level. 15

8. The oscillatory circuit as set forth in claim 6, in which said second counter includes

a first delayed flip flop circuit (15g) having a clock node (C) connected to the output node of said OR gate (15e), an inverted output node (Q*), a non-inverted output node (Q), a set node supplied with a set signal (CTL12) for changing said inverted output node (Q) to logic "1" level and an input node (D) connected to said inverted output node (Q*), and 20

a second delayed flip flop circuit (15i) having a clock node (C) connected to said inverted output node (Q*) of said first delayed flip flop circuit (15g), an input node (D) connected to a source (VDD) of logic "1" level, a non-inverted output node (Q) connected to said logic gate (15d) and a set node supplied with said set signal (CTL12) for changing said non-inverted output node (Q) to logic "0" level. 25

9. The oscillatory circuit as set forth in claim 3, in which said diagnostic circuit comprises

a first pulse width comparator (15o) including

a first delay circuit (15a) connected to said oscillator (11) and introducing a first time delay into propagation of said clock signal

(CLK2) so as to produce a first delay signal (DLY3) and
an AND gate (15c) connected to said oscillator (11) and said first delay circuit (15a) and producing at least two first pulses 5 when a part of said clock signal (CLK2) and a part of said first delay signal (DLY3) are concurrently maintained in logic "1" level,
10 a second pulse width comparator (15p) including
a second delay circuit (15b) connected to said oscillator (11) and introducing a second time delay into propagation of said clock signal (CLK2) so as to produce a second delay signal (DLY4) and
15 an OR gate (15e) connected to said oscillator (11) and said second delay circuit (15b) and producing at least two second pulses when a part of said clock signal (CLK2) and a part of said second delay signal (DLY4) are concurrently maintained 20 in logic "0" level,
25 a first counter (15m) including
a first delayed flip flop circuit (15f) having a clock node (C) connected to the output node of said AND gate (15c), an inverted output node (Q*), a non-inverted output node (Q), a set node supplied with a set signal (CTL12) for changing said inverted output node (Q*) to logic "1" level and an input node (D) connected to said inverted output node (Q*) and
30 a second delayed flip flop circuit (15h) having a clock node (C) connected to said inverted output node (Q*) of said first delayed flip flop circuit (15f), an input node (D) connected to a source (VDD) of logic "1" level, a non-inverted output node (Q) and a set node supplied with said set signal (CTL12) for changing said non-inverted output node (Q) to logic "0" level, said second delayed flip flop circuit (15h) changing said non-inverted output node (Q) to logic "1" level when said at least two first pulses are supplied to said clock node (C) of said first flip flop circuit (15f),
35 a second counter (15n) including
a third delayed flip flop circuit (15g) having a clock node (C) connected to the output
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995
1000
1005
1010
1015
1020
1025
1030
1035
1040
1045
1050
1055
1060
1065
1070
1075
1080
1085
1090
1095
1100
1105
1110
1115
1120
1125
1130
1135
1140
1145
1150
1155
1160
1165
1170
1175
1180
1185
1190
1195
1200
1205
1210
1215
1220
1225
1230
1235
1240
1245
1250
1255
1260
1265
1270
1275
1280
1285
1290
1295
1300
1305
1310
1315
1320
1325
1330
1335
1340
1345
1350
1355
1360
1365
1370
1375
1380
1385
1390
1395
1400
1405
1410
1415
1420
1425
1430
1435
1440
1445
1450
1455
1460
1465
1470
1475
1480
1485
1490
1495
1500
1505
1510
1515
1520
1525
1530
1535
1540
1545
1550
1555
1560
1565
1570
1575
1580
1585
1590
1595
1600
1605
1610
1615
1620
1625
1630
1635
1640
1645
1650
1655
1660
1665
1670
1675
1680
1685
1690
1695
1700
1705
1710
1715
1720
1725
1730
1735
1740
1745
1750
1755
1760
1765
1770
1775
1780
1785
1790
1795
1800
1805
1810
1815
1820
1825
1830
1835
1840
1845
1850
1855
1860
1865
1870
1875
1880
1885
1890
1895
1900
1905
1910
1915
1920
1925
1930
1935
1940
1945
1950
1955
1960
1965
1970
1975
1980
1985
1990
1995
2000
2005
2010
2015
2020
2025
2030
2035
2040
2045
2050
2055
2060
2065
2070
2075
2080
2085
2090
2095
2100
2105
2110
2115
2120
2125
2130
2135
2140
2145
2150
2155
2160
2165
2170
2175
2180
2185
2190
2195
2200
2205
2210
2215
2220
2225
2230
2235
2240
2245
2250
2255
2260
2265
2270
2275
2280
2285
2290
2295
2300
2305
2310
2315
2320
2325
2330
2335
2340
2345
2350
2355
2360
2365
2370
2375
2380
2385
2390
2395
2400
2405
2410
2415
2420
2425
2430
2435
2440
2445
2450
2455
2460
2465
2470
2475
2480
2485
2490
2495
2500
2505
2510
2515
2520
2525
2530
2535
2540
2545
2550
2555
2560
2565
2570
2575
2580
2585
2590
2595
2600
2605
2610
2615
2620
2625
2630
2635
2640
2645
2650
2655
2660
2665
2670
2675
2680
2685
2690
2695
2700
2705
2710
2715
2720
2725
2730
2735
2740
2745
2750
2755
2760
2765
2770
2775
2780
2785
2790
2795
2800
2805
2810
2815
2820
2825
2830
2835
2840
2845
2850
2855
2860
2865
2870
2875
2880
2885
2890
2895
2900
2905
2910
2915
2920
2925
2930
2935
2940
2945
2950
2955
2960
2965
2970
2975
2980
2985
2990
2995
3000
3005
3010
3015
3020
3025
3030
3035
3040
3045
3050
3055
3060
3065
3070
3075
3080
3085
3090
3095
3100
3105
3110
3115
3120
3125
3130
3135
3140
3145
3150
3155
3160
3165
3170
3175
3180
3185
3190
3195
3200
3205
3210
3215
3220
3225
3230
3235
3240
3245
3250
3255
3260
3265
3270
3275
3280
3285
3290
3295
3300
3305
3310
3315
3320
3325
3330
3335
3340
3345
3350
3355
3360
3365
3370
3375
3380
3385
3390
3395
3400
3405
3410
3415
3420
3425
3430
3435
3440
3445
3450
3455
3460
3465
3470
3475
3480
3485
3490
3495
3500
3505
3510
3515
3520
3525
3530
3535
3540
3545
3550
3555
3560
3565
3570
3575
3580
3585
3590
3595
3600
3605
3610
3615
3620
3625
3630
3635
3640
3645
3650
3655
3660
3665
3670
3675
3680
3685
3690
3695
3700
3705
3710
3715
3720
3725
3730
3735
3740
3745
3750
3755
3760
3765
3770
3775
3780
3785
3790
3795
3800
3805
3810
3815
3820
3825
3830
3835
3840
3845
3850
3855
3860
3865
3870
3875
3880
3885
3890
3895
3900
3905
3910
3915
3920
3925
3930
3935
3940
3945
3950
3955
3960
3965
3970
3975
3980
3985
3990
3995
4000
4005
4010
4015
4020
4025
4030
4035
4040
4045
4050
4055
4060
4065
4070
4075
4080
4085
4090
4095
4100
4105
4110
4115
4120
4125
4130
4135
4140
4145
4150
4155
4160
4165
4170
4175
4180
4185
4190
4195
4200
4205
4210
4215
4220
4225
4230
4235
4240
4245
4250
4255
4260
4265
4270
4275
4280
4285
4290
4295
4300
4305
4310
4315
4320
4325
4330
4335
4340
4345
4350
4355
4360
4365
4370
4375
4380
4385
4390
4395
4400
4405
4410
4415
4420
4425
4430
4435
4440
4445
4450
4455
4460
4465
4470
4475
4480
4485
4490
4495
4500
4505
4510
4515
4520
4525
4530
4535
4540
4545
4550
4555
4560
4565
4570
4575
4580
4585
4590
4595
4600
4605
4610
4615
4620
4625
4630
4635
4640
4645
4650
4655
4660
4665
4670
4675
4680
4685
4690
4695
4700
4705
4710
4715
4720
4725
4730
4735
4740
4745
4750
4755
4760
4765
4770
4775
4780
4785
4790
4795
4800
4805
4810
4815
4820
4825
4830
4835
4840
4845
4850
4855
4860
4865
4870
4875
4880
4885
4890
4895
4900
4905
4910
4915
4920
4925
4930
4935
4940
4945
4950
4955
4960
4965
4970
4975
4980
4985
4990
4995
5000
5005
5010
5015
5020
5025
5030
5035
5040
5045
5050
5055
5060
5065
5070
5075
5080
5085
5090
5095
5100
5105
5110
5115
5120
5125
5130
5135
5140
5145
5150
5155
5160
5165
5170
5175
5180
5185
5190
5195
5200
5205
5210
5215
5220
5225
5230
5235
5240
5245
5250
5255
5260
5265
5270
5275
5280
5285
5290
5295
5300
5305
5310
5315
5320
5325
5330
5335
5340
5345
5350
5355
5360
5365
5370
5375
5380
5385
5390
5395
5400
5405
5410
5415
5420
5425
5430
5435
5440
5445
5450
5455
5460
5465
5470
5475
5480
5485
5490
5495
5500
5505
5510
5515
5520
5525
5530
5535
5540
5545
5550
5555
5560
5565
5570
5575
5580
5585
5590
5595
5600
5605
5610
5615
5620
5625
5630
5635
5640
5645
5650
5655
5660
5665
5670
5675
5680
5685
5690
5695
5700
5705
5710
5715
5720
5725
5730
5735
5740
5745
5750
5755
5760
5765
5770
5775
5780
5785
5790
5795
5800
5805
5810
5815
5820
5825
5830
5835
5840
5845
5850
5855
5860
5865
5870
5875
5880
5885
5890
5895
5900
5905
5910
5915
5920
5925
5930
5935
5940
5945
5950
5955
5960
5965
5970
5975
5980
5985
5990
5995
6000
6005
6010
6015
6020
6025
6030
6035
6040
6045
6050
6055
6060
6065
6070
6075
6080
6085
6090
6095
6100
6105
6110
6115
6120
6125
6130
6135
6140
6145
6150
6155
6160
6165
6170
6175
6180
6185
6190
6195
6200
6205
6210
6215
6220
6225
6230
6235
6240
6245
6250
6255
6260
6265
6270
6275
6280
6285
6290
6295
6300
6305
6310
6315
6320
6325
6330
6335
6340
6345
6350
6355
6360
6365
6370
6375
6380
6385
6390
6395
6400
6405
6410
6415
6420
6425
6430
6435
6440
6445
6450
6455
6460
6465
6470
6475
6480
6485
6490
6495
6500
6505
6510
6515
6520
6525
6530
6535
6540
6545
6550
6555
6560
6565
6570
6575
6580
6585
6590
6595
6600
6605
6610
6615
6620
6625
6630
6635
6640
6645
6650
6655
6660
6665
6670
6675
6680
6685
6690
6695
6700
6705
6710
6715
6720
6725
6730
6735
6740
6745
6750
6755
6760
6765
6770
6775
6780
6785
6790
6795
6800
6805
6810
6815
6820
6825
6830
6835
6840
6845
6850
6855
6860
6865
6870
6875
6880
6885
6890
6895
6900
6905
6910
6915
6920
6925
6930
6935
6940
6945
6950
6955
6960
6965
6970
6975
6980
6985
6990
6995
7000
7005
7010
7015
7020
7025
7030
7035
7040
7045
7050
7055
7060
7065
7070
7075
7080
7085
7090
7095
7100
7105
7110
7115
7120
7125
7130
7135
7140
7145
7150
7155
7160
7165
7170
7175
7180
7185
7190
7195
7200
7205
7210
7215
7220
7225
7230
7235
7240
7245
7250
7255
7260
7265
7270
7275
7280
7285
7290
7295
7300
7305
7310
7315
7320
7325
7330
7335
7340
7345
7350
7355
7360
7365
7370
7375
7380
7385
7390
7395
7400
7405
7410
7415
7420
7425
7430
7435
7440
7445
7450
7455
7460
7465
7470
7475
7480
7485
7490
7495
7500
7505
7510
7515
7520
7525
7530
7535
7540
7545
7550
7555
7560
7565
7570
7575
7580
7585
7590
7595
7600
7605
7610
7615
7620
7625
7630
7635
7640
7645
7650
7655
7660
7665
7670
7675
7680
7685
7690
7695
7700
7705
7710
7715
7720
7725
7730
7735
7740
7745
7750
7755
7760
7765
7770
7775
7780
7785
7790
7795
7800
7805
7810
7815
7820
7825
7830
7835
7840
7845
7850
7855
7860
7865
7870
7875
7880
7885
7890
7895
7900
7905
7910
7915
7920
7925
7930
7935
7940
7945
7950
7955
7960
7965
7970
7975
7980
7985
7990
7995
8000
8005
8010
8015
8020
8025
8030
8035
8040
8045
8050
8055
8060
8065
8070
8075
8080
8085
8090
8095
8100
8105
8110
8115
8120
8125
8130
8135
8140
8145
8150
8155
8160
8165
8170
8175
8180
8185
8190
8195
8200
8205
8210
8215
8220
8225
8230
8235
8240
8245
8250
8255
8260
8265
8270
8275
8280
8285
8290
8295
8300
8305
8310
8315
8320
8325
8330
8335
8340
8345
8350
8355
8360
8365
8370
8375
8380
8385
8390
8395
8400
8405
8410
8415
8420
8425
8430
8435
8440
8445
8450
8455
8460
8465
8470
8475
8480
8485
8490
8495
8500
8505
8510
8515
8520
8525
8530
8535
8540
8545
8550
8555
8560
8565
8570
8575
8580
8585
8590
8595
8600
8605
8610
8615
8620
8625
8630
8635
8640
8645
8650
8655
8660
8665
8670
8675
8680
8685
8690
8695
8700
8705
8710
8715
8720
8725
8730
8735
8740
8745
8750
8755
8760
8765
8770
8775
8780
8785
8790
8795
8800
8805
8810
8815
8820
8825
8830
8835
8840
8845
8850
8855
8860
8865
8870
8875
8880
8885
8890
8895
8900
8905
8910
8915
8920
8925
8930
8935
8940
8945
8950
8955
8960
8965
8970
8975
8980
8985
8990
8995
9000
9005
9010
9015
9020
9025
9030
9035
9040
9045
9050
9055
9060
9065
9070
9075
9080
9085
9090
9095
9100
9105
9110
9115
9120
9125
9130
9135
9140
914




Fig. 1
PRIOR ART




Fig. 2
PRIOR ART




Fig. 3

14e ————— 14f
 14d ————— 14c
 12c ————— 12b




Fig. 4




Fig. 5




Fig. 6




Fig. 7

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11)

EP 0 911 640 A3

(11)

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
16.06.1999 Bulletin 1999/24

(51) Int. Cl. 6: G01R 29/027, G01R 31/28

(43) Date of publication A2:
28.04.1999 Bulletin 1999/17

(21) Application number: 98119868.2

(22) Date of filing: 20.10.1998

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE
 Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 24.10.1997 JP 29281897

(71) Applicant: **NEC CORPORATION**
Tokyo (JP)

(72) Inventor:
Nakamura, Kazuya
NEC IC Microcomputer Systems, Ltd
Kawasaki-shi, Kanagawa (JP)

(74) Representative:
Glawe, Delfs, Moll & Partner
Patentanwälte
Postfach 26 01 62
80058 München (DE)

(54) Oscillatory circuit having built-in test circuit

(57) A C-R oscillator (11) generates a clock signal (CLK2) at a predetermined frequency determined by a capacitor (11f) and a resistor (12a), and a test circuit (12) is connected between the C-R oscillator (11) and a pair of signal terminals (14a/ 14b) for outputting the clock signal; when external control signals (CTL10 / CTL11/ CTL12) are supplied to the test circuit (12), the test circuit (12) isolates the pair of signal terminals (14a/

14b) from the C-R oscillator, and checks the clock signal (CLK2) to see whether or not the duty factor of the clock signal falls within a target range so that an external testing apparatus easily diagnoses the C-R oscillator for not only the generation of the clock signal but also the duty factor.




Fig. 3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 11 9868

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.6)						
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim							
A	EP 0 289 289 A (TEKTRONIX) 2 November 1988 * claim 1 *	1	G01R29/027 G01R31/28						
A	US 5 481 563 A (HAMRE) 2 January 1996 * figure 3 *	1							
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)						
			G01R						
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 34%;">Examiner</td> </tr> <tr> <td>THE HAGUE</td> <td>26 April 1999</td> <td>Hoornaert, W</td> </tr> </table>				Place of search	Date of completion of the search	Examiner	THE HAGUE	26 April 1999	Hoornaert, W
Place of search	Date of completion of the search	Examiner							
THE HAGUE	26 April 1999	Hoornaert, W							
<p>CATEGORY OF CITED DOCUMENTS</p> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; vertical-align: top;"> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background C : non-written disclosure P : intermediate document </td> <td style="width: 50%; vertical-align: top;"> T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document </td> </tr> </table>				X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background C : non-written disclosure P : intermediate document	T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document				
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background C : non-written disclosure P : intermediate document	T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document								

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 98 11 9868

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

26-04-1999

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 289289	A	02-11-1988	US	4761604 A	02-08-1988
			JP	2019158 C	19-02-1996
			JP	7040053 B	01-05-1995
			JP	63284476 A	21-11-1988
US 5481563	A	02-01-1996		NONE	